



100 FIG. 1 PRIOR ART




200 FIG. 2 PRIOR ART



PRIOR ART

**FIG. 3**



## LOAD ALL ZERO'S IN OPERATING REGION

3/10


## UNLOAD IN FAILING REGION

0	0	0	0	1	1	1	1
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0

## CYCLE

		PRIORITY				PRIORITY ART	
		3	4	5	6	7	8
422	3	0	0	0	0	0	0
	4	0	0	0	0	0	0
	5	0	0	0	0	0	0
	6	0	0	0	0	0	0

FIG. 4



4/10

		LOAD ALL ZERO'S IN FAILING REGION							
		0	1	2	3	4	5	6	7
<u>520</u>		?	?	?	?	?	?	?	?
3		0	?	?	?	?	?	?	?
4		0	0	?	?	?	?	?	?
5		0	0	0	?	?	?	?	?
6		0	0	0	1	?	?	?	?
7		0	0	0	1	1	?	?	?
8		0	0	0	1	1	1	?	?
		0	0	0	1	1	1	1	1

UNLOAD IN OPERATING REGION

		UNLOAD IN OPERATING REGION							
		0	1	2	3	4	5	6	7
<u>522</u>		0	0	0	0	0	0	0	0
3		0	0	0	0	0	0	0	0
4		0	0	0	0	0	0	0	0
5		0	0	0	0	0	0	0	0
6		0	0	0	0	0	0	0	0
7		0	0	0	0	0	0	0	0

FIG. 5








FIG. 6

14





**FIG. 8**



**FIG. 9**




FIG. 10



INPUT	RML8	RML7	RML6	RML5	RML4	RML3	RML2	RML1
	L1	L2	L1	L2	L1	L2	L1	L2
LOAD L1 AND L2 WITH ZERO'S	0	0	0	0	0	0	0	0
SWITCH TO FAILING REGION	0	0	0	0	1	0	1	0
CLOCK A	0	0	0	0	0	1	1	1
SWITCH TO OPERATING REGION	0	0	0	0	0	1	0	0
CLOCK B	0	0	0	0	0	1	1	1
UNLOAD L2	0	0	0	0	0	1	1	0
								0

FIG. 11  
1100



10/767,046

Todd Michael Burdine et al.  
ROC920030281US1

10/10



INPUT	RML8	RML7	RML6	RML5	RML4	RML3	RML2	RML1
	L1	L2	L1	L2	L1	L2	L1	L2
LOAD L1 AND L2 WITH ZERO'S	0	0	0	0	0	0	0	0
SWITCH TO FAILING REGION	0	0	0	0	1	0	1	0
CLOCK B	0	0	0	0	1	1	1	1
SWITCH TO OPERATING REGION	0	0	0	0	0	1	0	0
UNLOAD L2	0	0	0	0	1	1	1	0

FIG. 12 1200